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ABSTRACT
Modern analytics and recommendation systems are increasingly
based on graph data that capture the relations between entities
being analyzed. Practical graphs come in huge sizes, offer mas-
sive parallelism, and are stored in sparse-matrix formats such as
compressed sparse row (CSR). To exploit the massive parallelism,
developers are increasingly interested in using GPUs for graph
traversal. However, due to their sizes, graphs often do not fit into
the GPU memory. Prior works have either used input data pre-
processing/partitioning or unified virtual memory (UVM) to mi-
grate chunks of data from the host memory to the GPU memory.
However, the large, multi-dimensional, and sparse nature of graph
data presents a major challenge to these schemes and results in
significant amplification of data movement and reduced effective
data throughput. In this work, we propose EMOGI, an alternative
approach to traverse graphs that do not fit in GPU memory using
direct cache-line-sized access to data stored in host memory.
This paper addresses the open question of whether a sufficiently
large number of overlapping cache-line-sized accesses can be sus-
tained to 1) tolerate the long latency to host memory, 2) fully utilize
the available bandwidth, and 3) achieve favorable execution per-
formance. We analyze the data access patterns of several graph
traversal applications in GPU over PCIe using an FPGA to under-
stand the cause of poor external bandwidth utilization. By carefully
coalescing and aligning external memory requests, we show that
we can minimize the number of PCIe transactions and nearly fully
utilize the PCIe bandwidth with direct cache-line accesses to the
host memory. EMOGI achieves 2.92× speedup on average com-
pared to the optimized UVM implementations in various graph
traversal applications. We also show that EMOGI scales better than
a UVM-based solution when the system uses higher bandwidth
interconnects such as PCIe 4.0.
1 INTRODUCTION
Graph workloads are becoming increasingly widespread and com-
mon in various applications such as social network analysis, recom-
mendation systems, financial modeling, bio-medical applications,
graph database systems, web data, geographical maps, and many
more [10–14, 16, 43, 46, 52]. Graphs used in these applications often
come in huge sizes. A recent survey conducted by the University of
Waterloo [46] finds that many organizations use graphs that consist
of billions of edges and consume hundreds of gigabytes of storage.
The main challenge that graph application developers currently
face is performing graph traversal computations on large graphs [46].
Because of the massive parallelism present in the graph traversal
computation, GPUs are increasingly used to perform graph analyt-
ics. However, the ability to process large graphs in GPUs is currently
hampered by their limited memory capacity. Thus in this work, we
primarily focus on developing an efficient graph traversal system
using GPUs that accesses large graph data from host memory.
For efficient storage and access, graphs are stored in a com-
pressed sparse row (CSR) data format as it has low memory over-
head. In CSR format, a graph is stored as the combination of a
vertex list and an edge list. Even with CSR data format, large
graph datasets cannot fit in today’s GPU memory. Thus, most prior
works store these large graphs in host memory and have GPUs
access them through the unified virtual memory (UVM) mecha-
nism [8, 9, 21, 26, 29, 32, 33, 35]. UVM brings both CPU memory
and GPU memory into a single shared address space. UVM allows
GPUs to simply access the data in the unified virtual address space
and it transparently migrates required pages between host memory
and GPU memory using a paging mechanism.
However, several prior work [8, 9, 21, 29, 32, 33, 35] have re-
ported that the performance of graph traversal using UVM is not
competitive. This is because memory accesses that go to the edge
list during graph traversal are irregular in nature. Furthermore,
based on our analysis of 1122 graphs that have at least 1M vertices
and edges from LAW [11], SuiteSparse Matrix Collection [16], and
Network Repository [43], we find the average degree per vertex
is about 71. This implies that when those graphs are represented
in a compressed adjacency list format such as CSR, each vertex’s
neighbor edge list is about 71 elements long on average. Thus
transferring an entire 4KB page, as in the case of UVM, can cause
memory thrashing and unnecessary I/O read amplification.
As a result, prior works have proposed pre-processing of input
graphs by partitioning and loading those edges that are needed
during the computation [24, 45, 47, 50] or proposing UVM specific
hardware or software changes such as locality enhancing graph
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reordering [21], GPU memory throttling [32, 33], overlapping com-
pute and I/O [23], or even proposing new prefetching policies in
hardware that can increase data locality in GPU memory [8, 9, 29].
In this work, we take a step back and revisit the existing hardware
memory management mechanism for when data does not fit in
GPU memory. Specifically, we focus on zero-copy memory access
which allows GPUs to directly access the host memory in cache-line
granularity. With zero-copy memory access, no complicated data
migration is needed and GPUs can fetch data as small as 32-byte
from the host memory. Even with such advantages, unfortunately,
zero-copy is known to have underwhelming performance due to the
low external interconnect bandwidth [20]. Interestingly, however,
we do not find any systematic analysis showing the exact limiting
factor of the zero-copy performance or leading to any effort to
improve it.
Instead of making a premature conclusion, we build a system
with a custom-designed FPGA-based PCIe traffic monitor and ex-
plore any opportunity to optimize zero-copy performance. We use
the system to address the question of whether a sufficiently large
number of overlapping cache-line-sized accesses can be sustained
to 1) tolerate the long latency to host memory, 2) fully utilize the
available bandwidth, and 3) achieve favorable execution perfor-
mance for graph traversal applications. To this end, the key goal of
our work is to avoid performing any pre-processing or data manip-
ulation on the input graph and allowing GPU threads to directly
perform cache-line-sized accesses to data stored in host memory
during graph traversals.
By using a toy example, we show that by naively enabling zero-
copy, the system cannot saturate the PCIe 3.0 x16 bandwidth (see
§ 3.3). To address this, we propose two key software optimizations
needed to best exploit PCIe bandwidth for the zero-copy access.
First, we propose the merged memory access optimization that
optimizes for generating maximum-sized PCIe request to zero-copy
memory (see § 3.3). Second, we propose forcing memory access
alignment by shifting all warps to 128-byte boundaries when there
is misalignment. This is because the memory access merge op-
timization does not guarantee memory request alignment. Such
misalignment can result in performance degradation. While these
optimizations sacrifice some parallelism and incur additional con-
trol divergence during kernel execution, their benefit in terms of
improved bandwidth utilization far outweighs the cost. We then
apply these two optimizations to popular graph traversal applica-
tions including breadth-first search (BFS), single-source shortest
path (SSSP), and connected components (CC) to enable efficient
traversal on large graphs.
Using real-world and synthetic large graphs (see Table 2), we
show that EMOGI can achieve 2.93× speedup on average compared
to the optimized UVM implementations of BFS, SSSP and CC bench-
marks across a variety of graphs. We also evaluate EMOGI on the
latest generation of the NVIDIA Ampere A100 GPU with PCIe 4.0
and show that EMOGI still remains performant and scales better
than the UVM solution when using higher-bandwidth interconnect.
EMOGI achieves speedups of up to 4.73× over current state-of-art
GPU solutions [21, 45] for large out-of-memory graph traversals. In
addition, EMOGI does not require preprocessing or runtime page
migration engine.
To the best of our knowledge, EMOGI is the first work to sys-
tematically characterize GPU PCIe access patterns to optimize zero-
copy access and to provide in-depth profiling results of varying PCIe
access behaviors for a wide range of graph traversal applications.
Overall, our main contributions can be summarized as follows:
(1) We propose EMOGI, a novel zero-copy based system for very
large graph traversal on GPUs.
(2) We propose two zero-copy optimizations, memory access
merge and memory access alignment, that can be applied to
graph traversal kernel code to maximize PCIe bandwidth.
(3) We show EMOGI performance scales linearly with CPU-
GPU interconnect bandwidth improvement by evaluating
PCIe 3.0 and PCIe 4.0 interconnects.
The rest of the paper is organized as follows: we provide a brief
primer on GPU based graph traversal and the challenges in exe-
cuting graph traversals using UVM in § 2. We then discuss how to
enable zero-copy memory with GPUs and discuss the reasons for
its poor performance in a naive but common kernel code pattern
in § 3. Using the gained insights, we then apply zero-copy opti-
mizations to graph traversal algorithms in § 4. We discuss EMOGI’s
performance improvement for various graph traversal algorithms
on several large graphs in § 5. § 7 discusses how EMOGI differs
from prior work and we conclude in § 8.
2 BACKGROUND
In this section, we first provide a brief primer on GPU based graph
traversal. Then we will describe techniques used to traverse graphs
that cannot fit into the GPU memory.
2.1 Parallelizing Graph Traversal on GPUs
Graph traversals can be largely divided into a vertex-centric [25, 31,
49] method and an edge-centric [44] method. The vertex-centric
method can be further divided into a scatter-based method and a
gather-based method. In this paper, we mainly focus on the vertex-
centric + scatter method due to its simplicity.
The exact workflow of the graph traversal highly depends on
the type of the application and the optimization level, but a general
flow can be described with Algorithm 1. First, before the traversal
begins, initial active vertices need to be set. In the case of BFS, only
a single vertex needs to be set as active, which is basically a source
Algorithm 1: High-level Graph Traversal Flow
set_initial_active_vertex()
for all vertices v1 in Graph G do
if v1 is active then
set v1 as inactive
for all neighbors v2 of v1 do
application_dependant_workload()
if application_dependant_condition() then
set v2 as active
end
end
end
end
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Figure 1: Sample undirected (a) graph and its (b) CSR representation.
The edge list contains the neighbor list for each node. The vertex
list is indexed by vertex IDs and contains the offsets for the starting
position of that vertex’s neighbor list in the edge list.
vertex. Once all the initial active vertices are set, the graph traversal
can begin. Graph traversal is composed of multiple iterations of
sub-traversals. In each sub-traversal, all immediately neighboring
vertices of the currently active vertices are exhaustively traversed.
The condition to set the next active vertices depends on the type
of application as well. In the case of BFS, any neighboring vertices
which are not visited ever before are marked to be the next active
vertices. The traversal ends once there are no more active vertices
left in the graph.
The main benefit of the GPU implementation of the graph tra-
versal comes from the massive number of vertices [13, 14, 52]. With
a help of several atomic instructions (may not be necessary), both
the inner loop and the outer loop in Algorithm 1 can be fully par-
allelized with GPU for various kinds of graph traversal applica-
tions [15, 25, 27, 28].
As an input graph format for the GPU graph traversal, we use
compressed sparse row (CSR) format. CSR is arguably the most
popular way to represent a graph because of its low memory over-
head [24, 41, 45, 47, 50, 55]. CSR encodes the entire graph with just
2 arrays, as shown in Figure 1. The edge list stores each vertex’s
neighbor list contiguously, such that all the neighbors of vertex
0 are stored first, then the neighbors of vertex 1, and so on. The
vertex list is indexed by a vertex ID and stores the starting offset of
that vertex’s neighbor list in the edge list. When there are any ad-
ditional vertex and edge values such as weights, they can be either
combined with the existing lists by forming tuples or a separate
dedicated list can be allocated.
2.2 Out-of-Memory Graph Traversal on GPUs
Graphs, even in the CSR format, can be orders of magnitude larger
than GPU memory. The easiest way to enable GPU based graph
traversal on such graphs is to use the Unified Virtual Memory
(UVM) [1, 2, 8, 9, 21, 26, 29, 32, 33, 35, 42]. UVM is a unified mem-
ory management module that provides a single memory address
space accessible by both CPU and GPU through the page faulting
mechanism. UVM reduces the burden on the programmer as they
do not have to explicitly manage where the data resides. UVM trans-
parently allows device memory over-subscription with the use of
CPU memory, enabling computation on large data sets that exceed
GPU device memory capacity. The UVM driver is responsible for
on-demand page migration between the CPU and GPU.
The granularity of the data migrationmay vary depending on the
data access pattern, but the minimum granularity is a system page
size (4KB). Once the page is migrated, subsequent accesses to the
same page do not need additional data migrations and the accesses
can directly go to the GPU memory. If the memory footprint of
the kernel is larger than the GPU memory, some pages need to
be evicted from the GPU memory to host other pages during the
kernel runtime. Since the entire management process is single-
threaded, the overall performance of the UVM page migration
heavily depends on the single-thread performance of the host CPU.
The inefficiency of UVM in graph traversal comes in two ways.
First, for the very large graphs, it is hard to exploit temporal lo-
cality as the limited GPU memory capacity will cause frequent
page thrashing. Second, there is a lack of spatial locality between
the neighbor lists of vertices being visited in an iteration, causing
significant I/O read amplification and more frequent page migra-
tions. For example, in Figure 1, the neighbor lists of the vertex 1
and 3 need to be accessed at the same time we start BFS from the
vertex 4. However, as shown in the CSR representation, the lists are
non-contiguous in the edge list. In a more realistic case with a large
graph, these lists can be separated by millions of elements in the
edge list. Therefore, accessing these two lists will likely generate
two separate 4KB page migrations. Assuming that all accesses to the
different neighbor lists will generate separate 4KB page migrations,
all neighbor lists should have least 512 to 1024 of elements (depends
on the datatype size) to make the 4KB data transfer 100% efficient,
which might be quite challenging. By combining the frequent page
migrations caused by the lack of data locality and the high page
fault handling overhead of UVM, GPU performance can be severely
throttled.
3 ZERO-COPY
To allow GPU threads access to the external memory in smaller
granularity than UVM, GPUs support marking memory address
ranges as zero-copy memory [3]. Zero-copy, also often referred to
as direct access, does not require any page migration or duplication
between the external and GPU memories. Instead, GPU threads
access zero-copy memory as if it was GPU global memory, and
the GPU transforms memory requests from the threads to memory
requests over an external interconnect like PCIe. The target of
the memory requests can be anywhere in the system as long as
the location can be memory-mapped into the shared bus address.
Common examples include system memory, peer-connected PCIe
network interface card, and peer-connected GPU. Due to the high
latency of the external interconnects, using zero-copy was thought
to have low bandwidth [20] and thus often used for only accessing
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Figure 2: PCIe trafficmonitoring environment. The FPGA is used to
characterize the zero-copy memory access pattern from GPU.
small or infrequently accessed data. In this section, we describe how
to enable zero-copy and use a peer-connected FPGA to explore any
optimization opportunities available for zero-copy in detail. Based
on the analysis, we show several essential optimization techniques
tomaximize the zero-copy bandwidth.With proper implementation,
zero-copy can nearly saturate the PCIe bandwidth.
3.1 Enabling Zero-Copy
From the system’s point of view, zero-copy is enabled as follows:
First, the data to be shared with GPU must be pinned in the host
memory. Pinned memory cannot be swapped out to the disk or
relocated by the host OS memory manager. Second, the correspond-
ing bus address (e.g. PCIe) of the pinned data should be mapped
into the GPU page table so the GPU can generate a correct external
memory request. Finally, the mapped address should be passed
to the userspace so the programmer can use pointers in the GPU
kernel to access the region.
From CUDA API’s point of view, zero-copy can be enabled in
three ways. First technique uses cudaMallocManged() to allocate
UVM space and applies cudaMemAdviseSetAccessedBy flag with
cudaMemAdvise(). The resulting data pointer can be directly used
from CUDA kernels to generate zero-copy memory access. One
thing worth noting here is that the cudaMemAdviseSetAccessedBy
flag should not be used with other cudaMemAdvise() flags since
the other flags override cudaMemAdviseSetAccessedBy. Second is
by using cudaMallocHost(). This is the simplest method since the
memory allocated by cudaMallocHost() can be directly used in
the CUDA kernel to do zero-copy access. The last scheme uses gen-
eral memory allocators, like malloc(), and cudaHostRegister()
and cudaGetDevicePointer() on top of the allocated memory.
In this case, the cudaHostRegister() pins the allocated memory
space and cudaGetDevicePointer() returns a CUDA-compatible
pointer. Our experiments showed all three techniques provided the
same performance.
3.2 Zero-Copy Analysis Setup
To understand how GPU accesses external zero-copy memory over
PCIe, we designed and built the monitoring system shown in Fig-
ure 2. The FPGA is connected to the GPU using a PCIe switch
in peer-to-peer mode. Furthermore, the FPGA is programmed to
advertise itself as a large memory using the base address register
(BAR) region provided by the PCIe specification [7]. This advertised
FPGA memory region can be mapped to the user space using the
mmap() system call. The returned pointer value from the mmap()
call can be used by CPU to access the FPGA as a zero-copy region.
To allow the GPU direct access to the FPGA, we pass the pointer to
cudaHostRegister() and cudaGetDevicePointer()CUDAAPIs.
The final pointer generated by the two APIs can be passed to the
CUDA kernel code and dereferenced by GPU threads, thus allow-
ing zero-copy access to the FPGA. Using this system, we can now
analyze the low-level PCIe traffic of zero-copy memory access by
the GPU. To this end, we add custom logic in the FPGA to monitor
the request count, average/peak number of outstanding memory
requests, and request sizes.
3.3 Zero-Copy Mechanism and Optimization
Now that we have a way to track zero-copy memory requests, we
next need to understand the GPU access pattern to zero-copy mem-
ory. We create a toy example where the GPU needs to traverse a
large 1D array in a zero-copy region and use a GPU kernel to copy
its content to the GPU’s global memory. The algorithm to solve
the toy example can either perform strided access or merged with
misaligned access or merged with aligned access. All PCIe traffic
generated by these three variants is monitored using the FPGA
monitoring platform and Intel VTune [4]. PCIe layer in Figure 3
shows the GPU access patterns we observed with the FPGA moni-
toring platform while trying different CUDA kernels. We observe
that GPU can access the zero-copy memory in four different sizes
starting from 32-byte to 128-byte in 32-byte steps. The access size
is dependent on the algorithm access pattern and is described next.
Strided Access: In this method, each thread takes a chunk of
the 1D-array and iterates over the chunk one element at a time.
This access pattern is illustrated in Figure 3 (a). With GPU threads
iterating over their neighbor lists, we find that each thread generates
a new 32-byte request every time they cross a 32-byte address
boundary. Therefore, if the data type of the array is 4-byte, each
PCIe request can serve up to 8 memory accesses.
However, this 32-byte request brings several limitations to the
overall system. First, each PCIe 3.0 transaction layer packet (TLP)
has at least an 18-byte of header overhead. Thus, fetching 32-byte
of data makes the PCIe overhead ratio of at least 36%. Second,
considering the PCIe latency, the number of outstanding requests
to saturate the PCIe interconnect is non-negligible. With our test
platform, we find the PCIe round trip time (RTT) between the GPU
and the FPGA is about roughly 1.0us to 1.6us. By the PCIe 3.0
specification, the maximum number of outstanding requests is 256
as the width of the tag field used to record the outstanding request
is 8-bit [7]. In this case, the maximum bandwidth we can achieve
with only 32-byte requests and 1.0us of RTT is merely 32B / ( 1.0us
/ 256 ) = 7.63GB/s. If we assume the PCIe RTT is always 1.6us,
the bandwidth further decreases to 4.77GB/s. Third, the minimum
memory access size for DDR4 DRAM is 64-byte in the test system.
Considering that DDR4 2400MHz DRAM can provide 19.2GB/s of
sequential bandwidth, requesting only 32-byte read requests halves
the effective DRAM bandwidth to 9.6GB/s. Even the overall DRAM
bandwidth can be increased by adding more memory channels,
this is still very wasteful. Finally, these 32-byte data items will
likely occupy GPU cache and can be evicted before all elements are
traversed due to cache thrashing.
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Figure 3: GPU PCIe memory request patterns observed with FPGA. In (a), each thread scans a different 128-byte block and end up making
multiple 32B PCIe memory read requests. In (b), individual 32B memory read requests in a contiguous address space occur at the same time
and GPUmerges them into a single 128B PCIe memory read request. In (c) each warp is performing a misaligned memory request (off by 32B
from 128B boundary) resulting in generating a 32B PCIe and 96B PCIe request. In this figure, we assume each memory access is for 4B.
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Figure 4: Average PCIe and DRAMbandwidth utilization for the dif-
ferent zero-copy access patterns, as reported by Intel VTune.
Figure 4 shows the average PCIe and DRAM bandwidth utiliza-
tion over time when executing the traversing kernel as reported
by Intel VTune. The peak bandwidth we achieved with UVM is
drawn as a red dashed line in the figure as a reference. Looking
at Figure 4 (a), we can clearly identify the limitations previously
described. The amount of data that needs to be read from DRAM
is doubled to serve 32-byte PCIe requests. The PCIe bandwidth is
also far from the maximum PCIe 3.0 x16 bandwidth as the number
of outstanding requests is not enough and the per-request PCIe
overhead is significant. Furthermore, it results in transferring more
bytes to the GPU compared to the original dataset size due to the
frequent cacheline evictions. To address these limitations the key
is to align and merge accesses. We analyze the PCIe and DRAM
bandwidth utilization with these optimizations next.
Merged and Aligned Access: In this case, threads are grouped
into warps, with each warp containing 32 threads, and the threads
in a warp access consecutive elements in a 128-byte cacheline of the
input array. This allows the GPU coalescing unit to automatically
merge the contiguous 32-byte memory requests into a single larger
128-byte PCIe request (Figure 3 (b)). With 128-byte PCIe requests, it
becomes much easier to reach the maximum PCIe bandwidth. First,
the PCIe TLP overhead ratio decreases from 36% to 12.3% . Second,
having only 135 PCIe outstanding requests is sufficient to reach
16GB/s of bandwidth (without considering other PCIe overheads).
Lastly, 128-byte is a multiple DRAM request size and therefore there
is no inefficiency in the DRAM interface. In Figure 4 (b), we see
this approach can saturate the PCIe bandwidth at about 12.23GB/s,
matching the measured bandwidth when using the cudaMemcpy()
API to perform a block data transfer.
Merged but Misaligned Access:However, for all practical pur-
poses, guaranteeing 128-byte alignment for any data structure can
be difficult. It is possible that the starting index of a warp is not
aligned with the 128-byte boundary. Some warps may need to make
two separate PCIe requests to fetch a single 128-byte cacheline. In
the worst case, if a warp’s memory access is not 128-byte aligned
and warps access contiguous regions of memory, the misalignment
can be cascaded to all subsequent warps. Unfortunately, this re-
sults in all warps generating two PCIe requests. In Figure 3 (c), we
show an emulated misaligned case where each warp is intentionally
accessing memory offset by 32-byte from 128-byte boundary and
therefore all warps end up generating a 32-byte and a 96-byte PCIe
request. From Figure 4 (c), we can see the achieved PCIe bandwidth
is lower than the aligned case. To avoid this, either the starting
index of warps should be shifted or the input data must be shifted
in memory so the data accessed first is 128-byte aligned.
4 EMOGI: ZERO-COPY GRAPH TRAVERSAL
Now that we understand zero-copy memory and its characteristics,
we discuss how to efficiently use zero-copy memory for graph
traversal when the graph cannot fit in the GPU memory. First, we
describe the micro data locality we observed in graph traversal
applications to justify why zero-copy should perform better than
UVM (see § 4.1). Then, we introduce our baseline graph traversal
algorithm (see § 4.2) and optimize it for zero-copy memory based
on the knowledge we gathered from § 3.3 (see § 4.3).
4.1 Data locality in Graph Traversal
To exploit zero-copy for graph traversal, we preferably need at least
128-byte of spatial locality to best use each memory access. A single
128-byte zero-copy access can have 16 or 32 elements of data if the
CSR data type is 8-byte or 4-byte, respectively. Compared to UVM,
which requires at least 4KB of spatial locality (512 or 1024 elements
of data), finding 16 to 32 elements of spatial locality is reasonable
for the graphs we studied.
Based on our analysis of 1122 graphs from Network Reposi-
tory [43], SuiteSparse Matrix Collection [16], and LAW [11], we
Seung Won Min, Vikram Sharma Mailthody, ZaidQureshi, Jinjun Xiong, Eiman Ebrahimi, and Wen-mei Hwu
find the average degree per vertex is 71. This means, when those
graphs are represented in an adjacency list format like CSR, each
vertex’s neighbor list is 71 elements long on average. Considering
that graph traversal algorithms require scanning the entire neigh-
bor list of a vertex, we can obtain a spatial locality of 71 elements
on average in graphs. Such a spatial locality can benefit from effi-
cient 128-byte requests to zero-copy memory. In contrast, it is more
difficult to achieve the same level of efficiency using UVM since
the available spatial locality is significantly less than the required
512 or 1024 elements.
4.2 EMOGI Baseline
EMOGI assumes the input graph is stored in the memory using the
CSR data layout (see § 2.1). All input data structures are statically
mapped during initialization. The edge list is allocated in the host
memory as it doesn’t fit in GPU memory, but other small data
structures such as buffers and the vertex list are allocated in GPU
memory. It is worth noting that even for the biggest graphs we
evaluated (see § 5.2), the vertex list consumes at most about 1GB of
memory. Thus, GPU memory is sufficient for the vertex list.
EMOGI adopts vertex-centric graph traversal algorithms. For
every vertex that needs to be processed, a worker is assigned and
the worker traverses a neighbor list associated with the vertex in
the edge list. Listing 1 shows the pseudo-code of our naive baseline
implementation. Here, the worker is a single GPU thread and each
worker is assigned to the neighbor list associated with its corre-
sponding vertex. When each neighbor list is larger than 128-byte,
this baseline implementation has a similar memory access pattern
to the strided case explained in § 3.3.
Compared with the UVM approach, EMOGI’s graph traversal
approach removes the page faults from occurring and reduces the
I/O amplification as only the needed bytes are moved. In the vertex-
centric graph traversal approach, the input graph is traversed by a
single vertex depth on every kernel execution. Therefore the total
number of kernels launched, say in the case of breadth-first-search
(BFS), is equal to the distance between the source vertex to the
furthest reachable vertex.
4.3 Optimizations
Since the EMOGI baseline implementation is similar to the strided
case presented in § 3.3, it suffers from uncoalescedmemory requests.
As we noted, without addressing this, one cannot generate efficient
PCIe requests to the zero-copy memory. In this subsection, we will
discuss how EMOGI addresses this limitation using the insights
from § 3.3 and modifying only the GPU kernel code of the traversal
application. Thus, it is entirely possible to package the proposed
optimizations into a library to lessen the programmer’s effort when
trying to exploit them.
4.3.1 Merged Memory Access: EMOGI performs merged memory
accesses in per vertex granularity, similar to [28]. The difference be-
tween EMOGI and [28] is that EMOGI always fixes the worker size
to an entire warp (i.e., 32 threads). Thus a whole warp is responsible
for traversing the neighbor list of one vertex. The specific imple-
mentation of this optimization is explained with red comments in
Listing 2. This allows EMOGI to always optimize for generating the
maximum sized PCIe request to the zero-copy memory. If the input
Listing 1: Uncoalesced Memory Access
1 void naive(*edgeList , *offset , ...) {
2 thread_id = get_thread_id ();
3 ...
4 start = offset[thread_id ];
5 end = offset[thread_id + 1];
6
7 // Each thread loops over a chunk of edge list
8 for (i = start; i < end; i++) {
9 edgeDst = edgeList[i];
10 ...
11 }
12 ...
13 }
Listing 2: Coalesced Memory Access (Merged + Aligned)
1 #define WARP_SIZE 32
2
3 void aligned (*edgeList , *offset , ...) {
4 thread_id = get_thread_id ();
5 lane_id = thread_id % WARP_SIZE;
6 // Group by warp
7 warp_id = thread_id / WARP_SIZE;
8 ...
9 start_org = offset[warp_id ];
10 // Align starting index to 128-byte boundary
11 start = start_org & ~0xF; // 8-byte data type
12 end = offset[warp_id + 1];
13
14 // Every thread in a warp goes to the same edgelist
15 for (i = start; i < end; i += WARP_SIZE) {
16 // Prevent underflowed accesses
17 if (i >= start_org) {
18 edgeDst = edgeList[i + lane_id ];
19 ...
20 }
21 }
22 ...
23 }
graph fits in the GPU memory and the average degree of vertices
in the graph is small, fine-tuning the worker size could potentially
reduce the number of idle threads during each fetch, exploit more
memory parallelism, and ultimately utilize GPU global memory
bandwidth more efficiently. However, EMOGI’s primary goal is to
achieve good performance on graphs that do not fit in the GPU
memory and it requires fetching data over an external intercon-
nect that is about 10-100× slower than the GPU global memory.
In this case, fine-tuning and reducing the worker size cannot add
any additional benefit as there is no further room to accept more
memory requests in the already constrained interconnect. In fact,
making smaller memory requests can have an adverse effect and
decrease the effective bandwidth. Empirically we observed when
the interconnect bandwidth is low, a large number of threads are
idle. Therefore, assigning a 32-thread warp to fetch data for even
vertices with very few neighbors results in acceptable performance.
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4.3.2 Aligned Memory Access. As we discussed in § 3.3, a mis-
aligned access to the 1D data array can result in multiple smaller
zero-copy requests. To address this, we have to not only merge
memory accesses but align them as well. However, doing this on a
CSR edge list is not straightforward. This is because CSR doesn’t
align the edge list as alignment requires padding and thus increases
memory footprint. Starting addresses of neighbor lists for graphs
stored in CSR can be at any location in the memory.
One way to address this challenge is to pre-process the CSR
graphs and align neighbor lists to 128-byte boundaries. However,
this might incur excessive memory overhead. More importantly,
one of the goals of this work is to avoid any pre-processing.
Therefore, instead of manipulating the input data, we force all
warps to start from the closest preceding 128-byte boundary when
there is misalignment. For instance, as shown in Listing 2 with
blue comments, all starting indices fetched from the offset array
is shifted to the closest 128-byte boundary before the list. With
this change to the GPU kernel code, all subsequent warp memory
accesses are guaranteed to have 128-byte alignment. Of course,
some of the threads in the warp must be turned off during the first
iteration of data fetching with a conditional statement to prevent
reading unnecessary bytes. Similar to the memory access merge
optimization, this additional conditional statement increases the
occurrence of control divergence in CUDA kernels. However, due
to the high external interconnect latency, it is more important to
not miss any opportunity for generating large memory requests.
5 EVALUATION
Our evaluation shows that (1) EMOGI improves the performance
of graph traversal algorithms by efficiently accessing the zero-copy
memory for very large graphs, (2) EMOGI is mainly limited by the
PCIe bandwidth and it scales almost perfectly linearlywhen PCIe 3.0
is replaced with PCIe 4.0, (3) EMOGI remains performant even with
the latest generation of GPUNVIDIAAmpere A100 [5] and achieves
better scaling compared to the UVM optimized implementation.
5.1 Experiment Setup
5.1.1 System Overview: We use a Cascade-lake server machine
with two 20 core Intel Xeon Gold 6230 CPUs equipped with 256GB
of DDR4 2933MHz memory and an NVIDIA Tesla SXM2 V100
16GB GPU as our evaluation platform. The system is configured as
shown in Figure 2. We use the FPGA only to analyze the zero-copy
memory access pattern across different graphs. The detailed system
specification is provided in Table 1. Graph edge lists are stored in
the host memory while the vertex list and other temporary data
structures are stored in the GPU memory.
5.1.2 Systems Compared: To show the performance benefit of
EMOGI, we use three different graph traversal algorithms: Breadth-
First Search (BFS), Single-Source Shortest Path (SSSP), and Con-
nected Components (CC). We base our initial implementation of
BFS and SSSP from [28, 37] while the CC baseline implementation
is from [51]. We compare EMOGI with the following systems:
(a) UVM implementation stores the CSR edge list in the UVM
address space while the vertex list is kept in the GPU memory. In
addition, the CSR edge list in the UVM address space is marked as
cudaMemAdviseSetReadMostly using the cudaMemAdvise()CUDA
Table 1: Evaluation system configuration.
Category Specification
CPU Dual Socket Intel Xeon Gold 6230 20C/40T
Memory DDR4 2933MHz 256GB in Quad Channel Mode
GPU Tesla V100 HBM2 16GB, 5120 CUDA cores
OS CentOS 8.1.1911 & Linux kernel 5.5.13
S/W NVIDIA Driver 440.82 & CUDA 10.2.89
Table 2: Graph Datasets. V = Vertex, E = Edge, and w = Weight.
Sym. Graph Number Size (GB)|V | |E | |E | |w |
GK GAP-kron [10] 134.2M 4.22B 31.5 15.7
GU GAP-urand [10] 134.2M 4.29B 32.0 16.0
FS Friendster [52] 65.6M 3.61B 26.9 13.5
ML MOLIERE_2016 [48] 30.2M 6.67B 49.7 24.8
SK sk-2005 [12–14] 50.6M 1.95B 14.5 7.3
UK5 uk-2007-05 [13, 14] 105.9M 3.74B 27.8 13.9
API call. This optimization allows the GPU to create a read-only
copy of the accessed pages in the GPU’s memory. We also tested
other available flags and UVM hints and we found that this config-
uration provided the best overall performance when using UVM.
(b) Naive implementation is the baseline implementation of
EMOGI using zero-copy memory and is identical to Algorithm 1.
In this implementation, the vertex list is stored in the GPU memory
while the edge list is kept in the zero-copy host memory.
(c) Merged implementation of EMOGI merges the memory re-
quests to the zero-copy memory, as discussed in § 4.3.1. However,
in this implementation, there is no guarantee that accesses to the
zero-copy memory are aligned.
(d) Merged+Aligned implementation is the fully optimized ver-
sion of EMOGI where the memory accesses are not only merged
but we force all warps to shift to the 128-byte boundary when there
is a misalignment. This implementation is discussed in § 4.3.2.
5.2 Evaluation Datasets
For the evaluation, we use the graphs listed in Table 2. GK, GU,
FS, and ML are the largest four graphs from SuiteSparse Matrix
Collection [16] and SK, and UK5 are commonly used large graphs
from LAW [11]. This collection of graphs covers data from different
areas such as biomedicine, social networks, web crawls, and even
synthetic graphs. All vertex and edge lists use 8-byte per element
unless specified otherwise. All the graphs, except for SK and UK5,
are undirected. We use the default weights for GU, GK, and ML
graphswhile we randomly initialize weights for the rest of the graph
from the integer values between 8 to 72. Weights are represented in
4-byte datatype. The average degree of the graphs is 38, except for
the ML graph, which has an average degree of 222. For fair BFS and
SSSP performance evaluations, we pick 64 random vertices from
each graph as the starting sources and reuse the selected vertices
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Figure 5: Distribution of PCIe read request sizes in BFS. +Aligned
is abbreviation for Merged+Aligned. As the merged and aligned op-
timizations are added, the BFS application generates more 128-byte
requests for efficient access.
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Figure 6: Number of edges CDF of evaluation graph. This plot pro-
vides us a better understanding of the distribution of the neighbor
list sizes in the graphs. For example, theGUgraphhas all of its edges
associatedwith verticeswith degree between 16 and 48,meaning the
neighbor lists contain at most 48 neighbors.
for all measurements. The final execution time is calculated by
averaging the execution times of the 64 cases, but some results
are removed from the average when the selected vertices have no
outgoing edges.
5.3 Case-Study: Breadth-First Search
In this section, we take BFS as an example and thoroughly evaluate
PCIe traffic for request size distribution, achieved bandwidth, and
the total amount of data transferred. Throughout the evaluation,
we use the UVM implementation as the baseline.
5.3.1 Zero-copy Request Size Distribution: In this evaluation, we
show the impact of optimizing thememory access pattern from § 3.3
on generating different sizes of PCIe request. The histogram of the
PCIe request size is gathered using the FPGA monitoring platform
explained in § 3.2. In Figure 5, we show the breakdown of request
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Figure 7: Number of PCIe requests sent for Naive, Merged and
Merged+Aligned implementations while executing BFS on various
graph. Collected from FPGA. Merged optimization reduces the PCIe
memory requests by up to 83.3% compared to the Naive imple-
mentation. Merged+Aligned optimization can further reduce the
PCIe memory requests by up to 28.8%. +Aligned is abbreviation for
Merged+Aligned.
sizes for all the PCIe requests from the three implementations:
Naive, Merged, and Merged+Aligned.
We observe in Figure 5 that nearly all PCIe requests in the case
of Naive implementation are of 32-byte granularity. This is because
it is only possible to generate a PCIe request larger than 32-byte in
the Naive implementation when multiple neighbor lists happen to
be spatially near in the edge list and they are accessed by multiple
threads in a single warp. However, such a scenario is extremely un-
likely. For example, we observe that only 1.3% of the PCIe requests
from BFS on the FS graph are of a size bigger than 32-bytes.
When we analyze the request size distribution for the Merged
and Merged+Aligned optimized implementations, we observe the
following. First, although with the Merged approach the percent of
128-byte requests increases to about 40% on average, the percent of
128-byte requests is slightly higher than average for the ML graph,
at about 46.7%. Second, when using the +Aligned approach on
graphs that have most of their edges associated with high-degree
vertices, we expect that most zero-copy memory requests should
be for 128-bytes. This is expected because in the +Aligned imple-
mentation, zero-copy memory requests are merged and aligned to
128-byte granularity whenever possible. We observe this behavior
for most graphs in Figure 5. For example, the percent of 128-byte
requests improves by 1.86× for the GK graph between the Merged
and +Aligned implementations. However, the percent of 128-byte
requests improves by only 1.25× between the two implementations
on the GU graph, a graph that has a similar number of edges and
vertices as the GK graph.
To further analyze these behaviors, we plot in Figure 6, the
cumulative distribution function (CDF) on the number of edges
in each graph. CDF on the number of edges provides us a better
understanding of the distribution of the neighbor list sizes in the
graph. The horizontal axis of this CDF is cut to 96 as many of the
graphs have vertices with an extremely high degree. From Figure 6,
we see that the ML graph has nearly no edges associated with small
degree vertices. Thus, with the Merge optimization many requests
can be merged to 128-bytes for the ML graph. The other graphs, like
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Figure 8: Average PCIe 3.0 x16 bandwidth utilization of the different
implementations executing BFS. The Merged+Aligned implementa-
tion can nearly saturate the available PCIe bandwidth.
FS, have some edges associated with small degree vertices. Thus
not all of their requests can be merged. Because most vertices have
long neighbor lists in the ML graph, the +Aligned optimization
further maximizes the 128-byte zero-copy accesses, as shown in
Figure 5, and, as a result, reduces the total number of zero-copy
memory requests by 28.8%, as shown in Figure 7.
To understand why the request size distribution of GK and GU
graphs are significantly different for the +Aligned optimization,
we need to understand the neighbor list size distributions of these
graphs. The neighbor lists of the GK graph are extremely unbal-
anced while the GU graph has uniformly low degrees varying from
16 to 48. If we assume the starting location of each neighbor list is
uniformly random, then the chance of each neighbor list starting at
the exact 128-byte boundary is only 6.25% when the data type size
is 8-bytes. Therefore, in most cases, the neighbor lists of graphs are
not aligned at the 128-byte boundary by default. If the neighbor
list sizes are extremely unbalanced, like in GK, then the misalign-
ment is less problematic since the vertices with high degrees can
amortize the cost of the one-time misalignment fix. However, if all
vertices have uniformly low degrees, like in GU, then there is no
opportunity to amortize the cost of the one-time misalignment fix
per vertex. Due to this, among all the graphs evaluated, only GU
shows very little improvement with the +Aligned optimization.
5.3.2 PCIe Bandwidth Analysis: The bandwidths we measured are
more or less aligned with PCIe request size distributions. In Figure 8,
we show the average achieved PCIe bandwidth while executing
BFS. We measured the maximum achievable PCIe bandwidth with
cudaMemcpy() to be 12.3GB/s. Because of the page faulting over-
head present in the UVM, it can only achieve PCIe bandwidth
of 9GB/s. EMOGI’s Naive implementation of BFS can only reach
up to 4.7GB/s PCIe bandwidth. This is in sync with what we ob-
served using the toy example in Figure 4. With the merge opti-
mization, the PCIe bandwidth utilization increased up to 11GB/s,
reaching about 90% of the peak cudaMemcpy() bandwidth. With
the Merged+Aligned optimization, we add about 0.5 to 1GB/s of
additional bandwidth utilization on top of merge optimization in
all cases. The GU graph has the least amount of improvement from
the alignment optimization among all graphs. This is because BFS
on the GU graph cannot send enough number of 128-byte requests
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Figure 9: BFS performance of the Naive, Merged and Merged+Aligned
implementations against the UVM baseline. EMOGI’s
Merged+Aligned implementation provides the best performance
across all graphs.
to saturate PCIe interconnect bandwidth. By comparing Figure 5
and Figure 8, we can clearly see the correlation between the distri-
bution of PCIe request sizes and the achieved bandwidths in a real
application, thus confirming our the analysis in § 3.3.
5.3.3 Analysis of Zero-copy Optimizations: We next evaluate the
performance difference between Naive, Merge and Merge+Aligned
implementation of BFS on various graphs and compare it with the
UVM implementation. As shown in the Figure 9, the Naive imple-
mentation’s performance is 0.73× of that of UVM on average. As
discussed in § 3.3, this is expected as the Naive implementation
does not use the PCIe bandwidth efficiently. On the other hand,
merging requests that go to zero-copy memory with the Merged im-
plementation provides a speedup of 3.24× over the UVM baseline on
average. For the SK graph, the performance gain using the Merged
optimization is only 1.21× over UVM. This is because the SK graph
can almost fit in the 16GB GPU memory. When we add memory
access alignment optimization on top of merging of request with
the Merged+Aligned implementation, we notice a 1.10× improve-
ment in performance over the Merged implementation on average.
This improvement can be associated with the reduced number of
PCIe requests that go out to the zero-copy memory because of the
Merged+Aligned optimization, as was shown in Figure 7.
5.3.4 I/O Read Amplification: We now demonstrate the I/O read
amplification benefit of EMOGI’s fine-granular data accesses over
the 4KB page movement in UVM in BFS graph traversal. For this
experiment, we chose the Merge+Aligned EMOGI implementation
to represent EMOGI as it provides the best performance. Figure 10
shows the ratio of data read from the host memory over the dataset
size while performing BFS using UVM and EMOGI on each graph.
UVM generally has a very high I/O read amplification factor, up
to 5.16× for the FS graph, as for these graphs, the neighbor lists
accessed during traversal are in different locations in memory and
thus there is very little spatial locality exploited for each 4KB page
moved. However, the two notable exceptions to this are the ML
and SK graphs as UVM’s I/O read amplification factor for them is
2.28× and 1.14×, respectively. This is because the average degree
of a vertex in the ML graph is 222 and the SK graph is so small
that it can almost fit in GPU memory, thus making UVM’s page
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Figure 10: I/O Read Amplification of EMOGI and the UVM baseline
while performing BFS. EMOGI has far less I/O read amplification
when the graph sizes are significantly larger than the GPUmemory.
movements a little more efficient in both cases. In contrast, EMOGI’s
I/O read amplification factor doesn’t exceed 1.31×. This is because
the fine-granular, merged, and aligned data access to zero-copy
memory allow EMOGI to efficiently move only the necessary bytes
over the slow PCIe interconnect.
5.4 Beyond BFS
In this section, we apply EMOGI’s optimization techniques to other
graph traversal applications and measure their execution time. In
addition to BFS from the previous sections, we add the single-source
shortest path (SSSP) and connected components (CC) applications.
We do not evaluate the performance with the SK and UK5 graph
with CC as these graphs are directed. The overall performance
results are shown in Figure 11.
EMOGI provides the best performance for all the graph traversal
applications and graph datasets we studied. On average, EMOGI is
2.92× faster than UVM. For CC graph traversal application, EMOGI
shows relatively lower speed-ups over UVM than the other appli-
cations. In the case of SSSP and BFS, a specific vertex is selected as
a root vertex and the applications start traversing the entire graph
from the root vertex. However, with CC, instead of picking a spe-
cific vertex to start with, all vertices are set as root vertices and the
entire edge list is traversed. In this case, the application data access
pattern is similar to streaming the edge list resulting in having
more spatial locality when compared to the other applications and
less I/O read amplification on the part of UVM.
5.5 Performance Scaling with PCIe 4.0
As was shown in § 5.3.2 and § 5.3.3, EMOGI can nearly saturate the
PCIe 3.0 bandwidth while out-performing the UVM implementation.
NVIDIA’s latest GPU, the Ampere A100, communicates with the
host memory over the PCIe 4.0 interconnect. PCIe 4.0’s measured
peak bandwidth, approximately 24GB/s, is twice as much as PCIe
3.0’s peak measured bandwidth of approximately 12GB/s. In this
section, we study the ability of both UVM and EMOGI to take
advantage of the increased bandwidth in accessing the host memory.
To this end, we use a DGXA100machine [6] with the A100 GPU and
Dual AMD Rome 7742 CPUs paired with 1TB of system memory.
This machine allows us to switch the root port to run in either PCIe
3.0 mode or PCIe 4.0 mode. Neither the EMOGI implementation
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Figure 11: Performance comparison betweenUVMand EMOGIwith
different graph traversal applications. EMOGI is 2.92× faster that
UVM on average.
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Figure 12: Performance comparison between UVM and EMOGI us-
ing PCIe 3.0 and PCIe 4.0. All results are measured in DGX A100.
EMOGI is able to scale almost linearly with the PCIe bandwidth.
nor the UVM implementation was re-optimized for the A100 GPU
in these experiments.
The overall evaluation results comparing the performance of
UVM and EMOGI on the DGX A100 system are shown in Figure 12.
Here, we normalize the performance speed-up achieved by each
configuration to the UVM implementation running on the A100
GPU with the PCIe 3.0 interconnect. While EMOGI’s performance
scales by 1.9× on average with the faster interconnect, UVM’s per-
formance scales by only 1.53× on average. This is because the UVM
implementation suffers from page fault handling overhead when
accessing pages of the edge list in host memory. The page fault
handler is part of the UVM driver running on the CPU and can’t
keep up to make use of the higher bandwidth of the PCIe 4.0 inter-
face. However, EMOGI doesn’t suffer any page faulting overhead
as the edge list is pinned in host memory, leading to EMOGI’s
performance scaling almost linearly with the PCIe bandwidth.
5.6 Comparison with Previous Works
In this section, we compare EMOGI with the current state-of-the-
art GPU solutions for out-of-memory graph traversals, HALO [21]
and Subway [45]. HALO proposes a new CSR reordering method
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Table 3: Comparisonwith the state-of-the-artGPU solutions for out-
of-memory graph traversal works. The comparisonwithHALO [21]
is done with a Titan Xp (12GB) and the comparison with Sub-
way [45] is donewith aTeslaV100 (16GB).Weuse graphswith 4-byte
typewhen comparing Subway and EMOGI, as Subway only supports
4-byte data types.
Work App Graph Time (s) EMOGI (s) Speedup
HALO
[21] BFS
ML 9.54 4.43 2.15
FS 8.27 2.59 3.19
SK 2.17 1.62 1.34
UK5 6.03 4.00 1.51
Subway
[45]
SSSP
GK 20.96 7.94 2.64
FS 14.95 6.97 2.14
SK 8.99 3.92 2.30
UK5 25.78 8.08 3.19
BFS
GK 6.88 1.66 4.14
FS 4.22 1.49 2.83
SK 1.69 0.85 1.99
UK5 8.75 1.85 4.73
CC GK 6.34 3.11 2.04FS 4.31 2.75 1.57
that targets improvements in data locality and data transfer during
graph traversal with UVM. Subway proposes an improved design
of graph partitioning that does pre-processing to determine the
activeness of a vertex. Since the source code of the HALO is not
publicly available, we compare EMOGI with the results available
in the published paper. As HALO’s results were gathered using
a Titan Xp GPU, we also use a Titan Xp instead of V100 for a
fair comparison and re-measure our execution times. For Subway,
we use the publicly available source code and evaluate it in our
platform described in § 5.1. Between Subway-async and Subway-
sync implementations, Subway-async shows better performance
and therefore we use Subway-async to compare with our work.
Since one of the goals of EMOGI is to avoid any data manipulation,
we include the sub-graph generation and kernel execution time
in our measurements. The publicly available implementation of
Subway fails to execute on the GU graph due to unidentified CUDA
out-of-memory errors and it cannot execute on the ML graph as
the framework currently supports a maximum of 232 edges. Since
Subway uses 4-byte data type in the edge list, we re-evaluate EMOGI
with the same edge list for a fair comparison. The overall results
with HALO and Subway are shown in the Table 3. Overall, across all
the graph datasets and graph traversal algorithms, EMOGI observes
speedups of 1.34× to 4.73× over the current state-of-the-art GPU
solutions for out-of-memory graph traversals.
6 DISCUSSION
EMOGI is mainly focusing on improving the data transfer effi-
ciency between the host memory and the GPU while traversing
very large graphs. On top of EMOGI, several graph traversal spe-
cific optimizations such as a workload balancing between long and
short neighbor lists [38, 39] can be added. However, it is impor-
tant to understand many of the previous graph traversal specific
optimizations techniques were introduced in the context of where
the input graphs were small. If any of the optimizations need to
increase the input dataset size by any means, they may not be suit-
able for out-of-memory graph traversals. For example, CuSha [31]
greatly improves the chance of coalescing memory accesses for
various kinds of input graphs by transforming CSR into shards, but
the shards also require about 2.5× more space of CSR. The input
dataset size increase in out-of-memory graph traversal is fatal since
the workload is nearly entirely bottlenecked by the external inter-
connect bandwidth. Furthermore, the larger input dataset can be
problematic for the host memory capacity as well.
On the other hand, EMOGI can potentially directly benefit from
compression of input data. As discussed in § 4.3.1, many of the
GPU threads are idling while waiting for the data from the host
memory. While maintaining the basic structure of CSR, if each
neighbor list can be stored into the host memory in a compressed
form, these idling resources can be utilized to decompress the list
without any overall performance loss. However, of course, such
an approach requires data pre-processing and therefore a careful
evaluation must be done to understand the overall improvement.
7 RELATEDWORKS
GraphAnalytics onGPU:Graph traversal algorithms such as BFS
exhibit a massive amount of parallelism. This has led to increasing
research in leveraging the massive computation power offered by
GPUs to speed up graph analytics. Prior work focused on improving
the performance of graph traversal algorithms either by making
GPU specific algorithmic improvements [18, 28, 31, 36, 50, 53, 55]
or by performing data transformations [39, 40]. However, most of
these works assume graphs fit in the GPU memory.
Practical graphs, on the other hand, often cannot fit into the GPU
memory. Web graphs [13, 14], social network graphs [52] and bio-
medical graphs [10] can be significantly larger than available GPU
memory (see Table 2). To address this, prior works have proposed
either to partition the input graph and loading only those edges
that are needed during computation [24, 45, 47, 50] or leveraging
automatic memory oversubscription using UVM [17, 21, 23, 32, 33,
35, 42]. For example, GraphReduce [47] partitions the oversized
graphs and does explicit memory management between the GPU
and the host memory. Recently, Subway [45] further improved the
design of the input partitioning scheme using GPU-accelerated
subgraph generation preprocessing technique that tracks active-
ness of a vertex and also by generating subgraphs asynchronously.
EMOGI does not perform any explicit memory management or
preprocessing of the graph.
Alternatively, to support large graphs in GPU, programmers can
use UVM which does automatic memory oversubscription [1, 2].
Prior works such as [8, 9, 17, 21, 23, 29, 32, 33, 35, 42] have observed
significant overhead from UVM and have proposed optimizations
such as overlapping IO and computation [23], memory spaces[17],
memory throttling [33], modifying driver to support larger page
fault batch sizes [32] and reordering of graphs to enhance locality in
UVM [21]. Instead of leveraging the previously proposed optimiza-
tions, EMOGI takes a step back and revisits the reasoning behind
the performance degradation with UVM. Like [54], EMOGI initially
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observes the PCIe bandwidth utilization being low for graph traver-
sal applications. As shown in § 5, by carefully re-orchestrating the
memory access pattern using direct access, EMOGI is able to boost
graph traversal execution performance for large graphs without any
additional optimizations. Indeed the prior proposed software and
hardware optimizations can be exploited by EMOGI. We leave this
as future research. Also, EMOGI could be easily incorporated into
a library to lessen the programmer’s effort and provide out-of-the
box performance improvements.
Multi-GPU and Collaborative CPU-GPU: Aside from sin-
gle GPU graph traversal, prior works have proposed using multi-
GPU [30, 41, 50, 55] and collaborative CPU-GPU computation to
meet the needs of large graphs computation [22, 23, 34, 35, 49].
Multi-GPU and collaborative CPU-GPU computing are enabled
using UVM where hardware moves the pages on-demand across
different computing blocks. EMOGI can be extended to support
both multi-GPU and hybrid CPU-GPU computing and we leave it
as future research.
Architectural support for improving UVM: Besides algo-
rithm and system-level changes, prior works also propose hard-
ware changes that can enable executing graph traversal algorithms
efficiently on large graphs. Specifically, memory compression tech-
niques to reduce the memory footprint in the GPU [33], efficient
migration policies using hardware counters, and optimized prefetch-
ing schemes [8, 9, 19], and software-hardware co-design using
memory hints are proposed [2, 5]. These techniques are orthog-
onal to EMOGI and can be leveraged by EMOGI to gain further
performance improvements in future GPU architectures.
8 CONCLUSION
In this work, we present EMOGI, a new method for optimizing the
traversal of very large graphs with a GPU using zero-copy. Using
a thorough analysis of fine-grained GPU memory access patterns
over PCIe to zero-copy memory, we identified key optimizations to
best utilize bandwidth to zero-copy memory: merged and aligned
memory accesses. We applied these optimizations to key graph
traversal applications to enable efficient GPU traversal of graphs
that do not fit in GPU memory. Our experiments show that EMOGI
out-performs the state-of-the-art solutions for traversing larges
graphs. This is because EMOGI avoids I/O read amplification by
leveraging efficient fine-grained accesses to fetch only the needed
bytes from zero-copy memory. Furthermore, EMOGI’s performance
scales almost linearly with the improved bandwidth of newer in-
terconnects as it is not bottle-necked by the page fault handling
overhead of traditional methods using UVM.
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